Full metadata record
DC poleHodnotaJazyk
dc.contributor.authorInapurapu, Srimai
dc.contributor.authorRavindra, Jvr
dc.contributor.editorPinker, Jiří
dc.date.accessioned2019-10-08T08:43:18Z
dc.date.available2019-10-08T08:43:18Z
dc.date.issued2016
dc.identifier.citation2016 International Conference on Applied Electronics: Pilsen, 6th – 7th September 2016, Czech Republic, p.97-101.en
dc.identifier.isbn978–80–261–0601–2 (Print)
dc.identifier.isbn978–80–261–0602–9 (Online)
dc.identifier.issn1803–7232 (Print)
dc.identifier.issn1805–9597 (Online)
dc.identifier.urihttp://hdl.handle.net/11025/35198
dc.format5 s.cs
dc.format.mimetypeapplication/pdf
dc.language.isoenen
dc.publisherZápadočeská univerzita v Plznics
dc.rights© Západočeská univerzita v Plznics
dc.subjectsčítánícs
dc.subjectfiltry konečných impulsních odezevcs
dc.subjectlogická bránacs
dc.subjectneoncs
dc.subjectzpožděnícs
dc.subjectztráta výkonucs
dc.subjectmultimediální komunikacecs
dc.titleNEON: Near-accurate efficient FIR Filter for ultra low-power applicationsen
dc.typekonferenční příspěvekcs
dc.typeconferenceObjecten
dc.rights.accessopenAccessen
dc.type.versionpublishedVersionen
dc.description.abstract-translatedLow-power dissipation is an imperative requirement in the design of an efficient Digital Signal Processing system which is employed in many multimedia applications such as image and video processing. Finite Impulse Response (FIR) filter is indispensable in the design of several such Digital Signal Processing (DSP) applications. The output of these applications, either an image or a video can be nearly accurate for human perception. This toleration in the loss of quality of the output can be exploited to design an energy-efficient system by using approximate computation. Moreover, the efficacy of a system can be improved multi-fold by using reversible logic which benefits in the design of ultra-low-power systems. In this paper, we propose an approximate adder using a reversible Toffoli gate and employ it in designing NEON (Near-accurate and Efficient FIR filter for ultra low-power applicatiONs). Simulation results carried out using Cadence© design tools in 45nm technology node show that the FIR Filter designed using the proposed adder gives significantly better results compared to the designs using the adders in literature. Experiment results using ISCAS benchmarks and comparison with previous methods demonstrate the effectiveness of the proposed method. In addition to producing fewer garbage outputs, the FIR filter designed using the proposed adder yields power reduction of 74%, delay reduction of 64% and Power-Delay Product reduction of 90.1%.en
dc.subject.translatedaddersen
dc.subject.translatedfinite impulse response filtersen
dc.subject.translatedlogic gateen
dc.subject.translatedNeonen
dc.subject.translateddelaysen
dc.subject.translatedpower dissipationen
dc.subject.translatedmultimedia communicationen
dc.type.statusPeer-revieweden
Vyskytuje se v kolekcích:Applied Electronics 2016
Applied Electronics 2016

Soubory připojené k záznamu:
Soubor Popis VelikostFormát 
Inapurapu.pdfPlný text591,07 kBAdobe PDFZobrazit/otevřít
Zobrazit minimální záznam Zobrazit statistiky


Použijte tento identifikátor k citaci nebo jako odkaz na tento záznam: http://hdl.handle.net/11025/35198

Všechny záznamy v DSpace jsou chráněny autorskými právy, všechna práva vyhrazena.

hledání
navigace
  1. DSpace at University of West Bohemia
  2. Publikace ZČU / UWB Publications
  3. Sborníky ZČU / UWB Proceedings
  4. Applied Electronics
  5. Applied Electronics 2016